ASIC Design Engineer San Diego, CA : Multimedia IP Core Front-End Digital design Required Skills: - ASIC IP Core development and deployment - Verilog/VHDL coding - Tool: NC-SIM/Modeltech/VCS experience, Verilog/VHDL Linting, Synopsys synthesis, Formal Verification, CDC, Power Analysis - Have owned and handled designs ~500K gates. - Excellent communication skills Required Education: BSEE with equivalent experience Preferred Education: MSEE
In this project you compete with other providers. The best outcome is chosen by the buyer and its provider is rewarded. For more information see the FAQ.
Use the "Project Type" filter on the left to filter all contest projects.In this project you place a bid to offer the price you wish to receive for performing it. The buyer chooses the provider by price and impression. For more information see the FAQ.
Use the "Project Type" filter on the left to filter all bidding projects.